5

10

15

20

1 36159/JWE/B600

LOW JITTER HIGH PHASE RESOLUTION PLL-BASED TIMING RECOVERY SYSTEM

ABSTRACT OF THE DISCLOSURE

A low jitter, high phase resolution phase lock loop incorporating a ring oscillator-type VCO is designed and constructed to operate at a characteristic frequency M times higher than a required output clock frequency. Multi-phase output signals are taken from the VCO and selected through a Gray code MUX, prior to being divided down to the output clock frequency by a divide-by-M frequency divider circuit. Operating the VCO at frequencies in excess of the output clock frequency, allows jitter to be averaged across a timing cycle M and further allows a reduction in the number of output phase taps, by a scale factor M, without reducing the phase resolution or granularity of the output signal.

25 JWE/mg

MG IRV1031598.1-*-12/6/99 2:02 PM

30

35